Design a counter that starts at 0 then counts to 7 then coun…
Design a counter that starts at 0 then counts to 7 then counts to 4 then counts to 3 then counts to 5 then counts to 2 then counts to 6. Once it reaches 6 the counter returns to 0 and continues counting in the same manner. Additionally, it must be implemented using S R-flipflops, and answer the following: Draw the transition graph for the counter. Draw the proper truth table for the present state and next state (make sure the first row of the “present state” start at 000 the next row 001 and so on until the last row is 111 all rows must be written). Draw and fill the proper k-map(s) with all the labels for the next state. Show the proper grouping in your k-map(s) and find the optimal (minimal) SoPs for the next state. Draw the proper truth table for the logic to be connected to each flip flop (make sure the first row of the “present state” start at 000 the next row 001 and so on until the last row is 111 all rows must be written). Draw and fill the proper k-map(s) with all the labels for the logic to be connected to each flip flop. Show the proper grouping in your k-map(s) and find the optimal (minimal) SoPs for the logic to be connected to each flip flop. Draw the logic design of the counter and show the points where you would check the count. When does the counter go to the next value in the count? Explain. What machine did you just implement?
Read DetailsConsider 4-to-1 MUX with Da…
Consider 4-to-1 MUX with Data inputs: I0, I1, I2, I3 Control inputs: A, B Data output: Z Connected to I0 is a 0 Connected to I1 is a 1 Connected to I2 is a NOR gate with Data inputs: X, Y Connected to I3 is an AND gate with Data inputs: X, Y Type without spaces the resulting Sum of Product (SoP) without optimization for this logic design:
Read Details