Consider an architecture which provides an addc (“add with c…
Consider an architecture which provides an addc (“add with carry”) instruction. addc rA, rB, rC adds the values of registers rB, rC, and a 1-bit carry register, and writes the result to rA. If the addition overflows, the carry register is set to 1; otherwise it is set to 0. State the Def and Use sets for addc.
Read Details