A circuit that implements a finite state machine is given. T…
A circuit that implements a finite state machine is given. The clock input is 100 MHz. Suppose the current state of the FSM is S1:0 = 10 and the inputs are AB = 00. What will the state be after the next clock edge? What will the output Y1 be?
Read Details