Consider a branch target buffer implemented as a fully assoc…
Consider a branch target buffer implemented as a fully associative cache. It stores a valid bit, the tag of every taken branch, and the destination PC for that branch. (2 points) Why might this design be slow? (2 points) How might we change the design to alleviate this?
Read Details